Tags · Xilinx / ZedBoard / UltraZED-EV / VCU TRD Ports / rdf0428-uz7ev-vcu-trd-2019-2 · GitLab

Tags give the ability to mark specific points in history as being important

vcu_only_design-r1

1b5fa0ed · Fixed link syntax in README · Feb 20, 2020
```
VCU Only Design Port, Release #1
```
Download source code

zip tar.gz tar.bz2 tar