Explore projects
-
-
-
-
Xilinx / Versal / AI Engine / FFTs for Fun
GNU General Public License v2.0 or laterUpdated -
Xilinx / Vitis HLS / SSR FFT
Apache License 2.0Updated -
ZCU104 DPU Example Designs for the Vivado Flow.
Updated -
Learn how to get started working with the YoloV3 model with Darknet53 backbone from the Model Zoo in Vitis AI 3.5, including retraining the model with the COCO 2017 training dataset.
Updated -
-
-
-
-
Developed with Vivado 2022.1, these behavioral simulations show how to recover native video timing from an AXI4 Video Stream and how to convert natively timed video to AXI4 Streams using catalog IP blocks including the Video Tiiming Controller, AXI4 Stream to Video Out and Video In to AXI4 Stream IP. AXI4 Stream input video is simulated using a Video Test Pattern Generator and the AXI4 Video Stream Remapper IP to show how to convert from 2 pixels per clock to 1 pixel per clock.
Updated