Explore projects
-
Updated
-
Utilities / Binaries / Scripts / Config files to build a rootfs for different boards
Updated -
-
Learn how to get started working with the YoloV3 model with Darknet53 backbone from the Model Zoo in Vitis AI 3.5, including retraining the model with the COCO 2017 training dataset.
Updated -
The gitlab will demonstrate the process of creating a meta-user recipe to build custom R5 RPU applications.
Updated -
This lab will focus on applying Linux modifications to a 2021.1 Xilinx Yocto image created with the Xilinx Yocto Manifest.
Updated -
-
Example project showing how to package the Xilinx logiCORE FFT IP as an SDSoC C-Callable library.
Updated -
UltraZED-EV Port of the ZCU106 VCU TRD
Updated -
Example showing how to build the platform and demo for the zcu104_vcu_ml reference design/demo
Updated -
-
-
This lab descripts the process of running OpenAMP on the Zynq and Zynq Ultrascale+ MPSoC utilizing APUs and RPUs.
Updated -
Simple project to allow developing accelerated applications on Ultra96v2 using Vitis Acceleration and PetaLinux.
Updated -
Scripted build examples for generating custom ZCU106 Vitis Platforms with Overlay Support, including DPU, SOFTMAX, VVAS HLS Accelerators, etc...)
Updated